TinyRAM Architecture Specification
v2.000

Eli Ben-Sasson  Alessandro Chiesa  Daniel Genkin  Eran Tromer  Madars Virza
StarkWare    UC Berkeley    University of Michigan    Tel Aviv University and Columbia University    MIT

eli@starkware.co  alexch@berkeley.edu  genkin@umich.edu  tromer@cs.tau.ac.il  madars@mit.edu

SCIPR Lab
scipr-lab.org

March 30, 2020

Abstract

We describe the TinyRAM architecture, a simple RISC random-access machine with byte-addressable random-access memory and input tapes. TinyRAM comes in two variants: one following the Harvard architecture and one following the von Neumann architecture.

The Succinct Computational Integrity and Privacy Research (SCIPR) project constructs mechanisms for proving correct execution of TinyRAM programs, and TinyRAM is designed for efficiency in this setting.

In particular, TinyRAM strikes a balance between two opposing requirements:

1. Sufficient expressibility to support short and efficient assembly code when compiling from high-level programming languages, and

2. Small instruction set, with instructions that are simple to verify via arithmetic circuits, resulting in efficient verification using SCIPR’s algorithmic and cryptographic mechanisms.

This specification greatly benefited from comments by former SCIPR Lab members: Ohad Barta, Lior Greenblatt, Shaul Kfir, Michael Riabzev, Gil Timnat, and Arnon Yogev.
Contents

1 Introduction 3

2 Architecture Overview 5

3 Accepting Computations 7

4 Instructions 8

5 Assembly Language 13

6 Preamble 14

7 Binary Encoding Of Instructions 15

References 17
1 Introduction

The need to efficiently express correctness of nondeterministic computations arises in various applications that utilize proof systems for achieving certain security properties. For instance, this need arises in zero-knowledge proofs, probabilistically-checkable proofs, and others.

We describe the TinyRAM architecture, which is a random-access machine designed to be a convenient tool to efficiently express correctness of nondeterministic computations. TinyRAM is a reduced instruction set computer (RISC) with byte-addressable random-access memory; it comes in two variants: one following the Harvard architecture (where data and program lie in separate address spaces, and the latter is read-only), and one following the von Neumann one (data and program lie in the same read-write address space).

TinyRAM strikes a balance between two opposing goals:

- Having an architecture that is expressive enough to allow for short and efficient assembly code obtained by compiling programs written in high-level programming languages; and

- Having an architecture that is minimalistic enough to allow for efficient reductions from the correctness of program computations to arithmetic circuit satisfiability (and other algebraic constraint satisfaction problems).

TinyRAM was introduced by Ben-Sasson et al. [BCG+13] in order to express correctness of nondeterministic computations in the setting of verifiable delegation of computations. For a discussion on the engineering choices and motivation behind the design of TinyRAM, see [BCG+13]. Originally defined as a Harvard architecture (where the code is fixed), TinyRAM was extended in subsequent papers [BCTV14b, BCTV14a] into a von Neumann architecture (where the code is stored in RAM and can self-modify). In this document, we focus on a precise specification of TinyRAM.

Versioning. Version 2.000 of the TinyRAM specification adds the von Neumann architecture variant, switches to byte-level addressing, changes the binary opcode representation, and changes the preamble code. This specification is meant to be consistent with libsnark [SCI], but may have minor deviations from the aforementioned papers, e.g., in the preamble code and initial register state.
Illustrative application: succinctly verifying nondeterministic computations. We describe a simple example that motivates the need for expressing the correctness of nondeterministic computations in security applications.

Consider two parties, Alice and Bob, who respectively own inputs \( x \) and \( w \). Alice wishes to learn the correct output of an algorithm \( A \) on input \((x, w)\), but does not want to incur the cost of computing the algorithm’s output \( z := A(x, w) \).

Specifically, Alice is only willing to run in time that is proportional to the length of her own input (i.e., \(|x|\)) and the length of the output (i.e., \(|z|\)) but is not willing to run in time that is proportional to Bob’s input (i.e., \(|w|\)) nor to the time needed to compute the algorithm’s output \( z \).

If Alice trusts Bob (and Bob is indeed honest), then Alice’s efficiency requirement can be easily met as follows: Alice sends \( x \) to Bob, then Bob computes \( z = A(x, w) \) and sends \( z \) to Alice. Alice thus learns \( z \) without incurring the cost of computing \( z \).

But what if Alice does not trust Bob? Can the efficiency requirements still be met?

In such a case, Bob needs to convince Alice that his claimed computation’s output \( \tilde{z} \) does equal the correct output \( z \). In other words, after learning \( x \) from Alice, Bob wants to convince Alice of the statement “there exists \( w \) such that \( \tilde{z} = A(x, w) \)”. Using terminology from Theoretical Computer Science, such a statement is nondeterministic in the sense that Bob’s input \( w \) is not fixed by the statement but rather is existentially quantified: Alice only cares that there exists some choice for Bob’s input that correctly produces the claimed output \( \tilde{z} \). (The input \( w \) is sometimes called a “witness” because it witnesses the fact that the output \( \tilde{z} \) is a legitimate output of the computation.)

Crucially, Bob must use a very efficient method to convince Alice that the aforementioned nondeterministic statement holds, because Alice is not willing to compute \( z \) from scratch. (In particular, Bob cannot simply send \( w \) to Alice as “proof” that \( \tilde{z} = A(x, w) \).) So Bob needs to use a cryptographic tool that is known as a proof system with succinct verification, which is a proof system that enables one party (the prover) to convince another one (the verifier) of the truth of a nondeterministic statement, while requiring the other party to invest resources that are proportional only to the nondeterministic statement’s size.

Being able to formally express nondeterministic statements is crucial for using in practice such a proof system, and TinyRAM can be used to efficiently express nondeterministic statements.

---

1 An important special case of this setting is when \( w \) is the empty string; in such a case Alice wishes to enlist Bob’s help in computing the output \( z \) of the algorithm \( A \) when given her input \( x \).

2 Note that, in the example mentioned above, the statement size is indeed proportional only to \(|x|\) and \(|z|\), as well as the size of the description of \( A \), but is not proportional to \(|w|\), or the time to compute \( z \).
2 Architecture Overview

TinyRAM (version 2.000) is parameterized by two integers: the word size, denoted \( W \) and required to be a power of 2 and divisible by 8, and the number of registers, denoted \( K \). When we wish to be precise, we explicitly denote this by using the notation \( \text{TinyRAM}_{W,K} \).

The state of the machine consists of the following.

- The program counter, denoted \( \text{pc} \); it consists of \( W \) bits.
- \( K \) general-purpose registers, denoted \( r_0, r_1, \ldots, r(K-1) \); each register consists of \( W \) bits.
- The (condition) flag, denoted \( \text{flag} \); it consists of a single bit.
- Memory, which is a linear array of \( 2^W \) bytes. When storing or loading blocks of multiple bytes, we use the little-endian convention (i.e., the least-significant byte is at the lowest address). We say that a block is aligned to the \( a \)-th byte if its least-significant byte is at address \( a \).
- Two tapes, each containing a string of \( W \)-bit words; each tape is read-only in one direction. One tape is for a primary input \( x \) and the other tape is for an auxiliary input \( w \).

We treat the primary input as given, and the auxiliary input as nondeterministic advice. (See discussion about TinyRAM accepting computations in Section 3.)

At each step, the machine executes an instruction, which changes the machine’s state. We specify the available instructions in Section 4; briefly, the instruction set of TinyRAM includes simple load and store instructions for accessing random-access memory (both as byte or word blocks), as well as simple integer, shift, logical, compare, move, and jump instructions. In particular, TinyRAM can efficiently implement control flow, loops, subroutines, recursion, and so on. Complex instructions, such as floating-point arithmetic, are not directly supported and can be implemented “in software”.

TinyRAM has two variants, depending on where instructions to be executed reside.

**Harvard architecture** TinyRAM (hvTinyRAM). In hvTinyRAM, following the Harvard architecture paradigm, a program \( P \) is stored in a separate, read-only, address space (i.e., different from the read-write data address space) simply as a sequence of instructions. In such a case, the initial state of the machine is as follows: the contents of \( \text{pc} \), all general-purpose registers, \( \text{flag} \), and memory are all 0; the content of one tape defines the primary input and that of the other tape defines the auxiliary input. Then, at every time step, the machine fetches and executes the \( \text{pc} \)-th instruction of \( P \); every instruction increments \( \text{pc} \) by 1 (unless it explicitly modifies \( \text{pc} \)). The machine’s only input is via the two input tapes, and its only output is via an answer instruction (which also terminates execution) that has a single argument \( A \), representing the return value. The return value \( A = 0 \) by default means “accept”. (If \( \text{pc} \) is not an integer in \( \{0, \ldots, L-1\} \), where \( L \) is the number of instructions in \( P \), then the instruction answer 1 is fetched as default.)

**Von Neumann architecture** TinyRAM (vnTinyRAM). In vnTinyRAM, following the von Neumann architecture paradigm, the program \( P \) is initially stored in the same, read-write, address space as data. In particular, memory is not initialized to “all zeros” but, rather, its initial contents are defined by \( P \) (and may, more generally, include both instructions and initial data). In memory, any TinyRAM instruction is represented via a double word (see Section 7 for the binary encoding).

\[^{3}\text{We defined } \text{pc} \text{ as a } W \text{-bit string. We use } \text{pc} \text{ to also denote the corresponding integer between 0 and } 2^W - 1.\]
Thus, in \texttt{vnTinyRAM}, the \textit{initial state} of the machine is as follows. The contents of all general-purpose registers and flag are all 0. The content of one tape defines the primary input and that of the other tape defines the auxiliary input. The initial contents of pc is 0, so that execution begins with the instruction encoded by the double word aligned to the 0-th byte in memory.

Then, at every time step, the machine fetches and executes the instruction encoded by the double word aligned to the $[\text{pc}]_{2W}$-th byte in memory, where $[\text{pc}]_{2W}$ denotes the unsigned integer given by pc rounded down to a multiple of $2W/8$ (i.e, setting its $\log_2 W - 2$ least-significant bits set to 0); every instruction increments pc by $2W/8$ (unless it explicitly modifies pc).

The machine's only input is via the two input tapes and initial memory, and (as in \texttt{hvTinyRAM}) its only output is via an \texttt{answer} instruction (which also terminates execution) that has a single argument $A$, representing the return value. Again, $A = 0$ by default means “accept”.

See Figure 1 below for a diagram of the two variants of TinyRAM.

![Diagram of hvTinyRAM](image)

(a) A diagram of hvTinyRAM.

![Diagram of vnTinyRAM](image)

(b) A diagram of vnTinyRAM.

Figure 1: A diagram of the two variants of TinyRAM: the Harvard architecture variant (hvTinyRAM), and the von Neumann architecture variant (vnTinyRAM). In both diagrams, the word size is $W$ and the number of registers is $K$. The main difference between the two diagrams is where the TinyRAM program resides: for hvTinyRAM, the program resides in a separate address space; while, for vnTinyRAM, the program resides in the same address space as data. (In particular, in the case of von Neumann case, a program may \textit{modify} its own code.)
3 Accepting Computations

In Section 1 we stated that TinyRAM is designed to be a convenient tool for expressing the correctness of nondeterministic computations. We now formalize what are the “good” nondeterministic computations on a TinyRAM machine.

We first introduce the notion of acceptance for a TinyRAM computation: a computation on TinyRAM is accepting (i.e., “good”) if execution halts with the instruction answer 0. More precisely, fix a word size $W$ and number of registers $K$, let $P$ be a TinyRAM$_{W,K}$ program, and let $x$ and $w$ be strings of $W$-bit words. We say that $P(x, w)$ accepts in $T$ steps if $P$, with $x$ as primary input and $w$ as auxiliary input, executes the instruction answer 0 in step $T$.

The set of accepting computations is $\mathcal{L} = \bigcup_{W,K} \mathcal{L}_{W,K}$, where $\mathcal{L}_{W,K}$ is the set of triples $(P, x, T)$ where $P$ is a TinyRAM$_{W,K}$ program, $x$ is a string of $W$-bit words, and $T$ is a time bound, such that there exists a string $w$ of $W$-bit words for which $P(x, w)$ accepts in $T$ steps.$^4$

Now, given a nondeterministic computation, it is straightforward to encode it into a triple $(P, x, T)$ such that $(P, x, T) \in \mathcal{L}$ if and only if the nondeterministic computation is correct. For instance, consider the statement “there is some $w$ such that $\tilde{z} = A(x, w)$” that we mentioned in Section 1; then consider the TinyRAM program $P$ that works as follows: given as input $((A, x, \tilde{z}), w)$, compute $z = A(x, w)$, and halt with answer 0 if $\tilde{z} = z$ and otherwise halt with answer 1. Clearly, if one is convinced that $(P, (A, x, \tilde{z}), T) \in \mathcal{L}$, for some $T$, then one is also convinced that $A(x, w)$ outputs $\tilde{z}$ within $T$ steps for some choice of $w$.$^6$

Thus, the above is the precise sense in which we mean that TinyRAM is a convenient tool for expressing the correctness of nondeterministic computations.

---

$^4$See more details about the answer instruction in Section 4.

$^5$We thus model all nondeterministic choices via a witness that is given as auxiliary input to the machine. In particular, reading the next $W$-bit word from the auxiliary input is a “nondeterministic instruction”.

$^6$Using time bounds is necessary for avoiding running into problems with the undecidability of the halting problem.
4 Instructions

The instruction set of TinyRAM consists of 29 instructions. Each instruction is specified via an opcode and up to three operands. An operand can be a register name (i.e., an integer between 0 and $K - 1$) or an immediate value (i.e., a $W$-bit string). Unless stated otherwise, every instruction does not modify flag and increments pc (the program counter) by $i$ (modulo $2^W$), where $i = 1$ for hvTinyRAM and $i = 2W/8$ for vnTinyRAM. Generally, the first operand is the destination register of the computation performed by the instruction, and the other operands (if any) specify arguments to the instruction. Finally, all instructions take one cycle of the machine to execute.

We now proceed to describe the instruction set of TinyRAM. The instructions are summarized in Table 1 below; following the table we describe each instruction in more detail.

Notations. In the following, $i$ and $j$ are integers in $\{0, \ldots, K - 1\}$; $ri$ is the $i$-th register, and $[ri]$ the $W$-bit string currently stored in it; similarly for $rj$ and $[rj]$. Also, $A$ denotes either an immediate value or a register name; $[A]$ denotes its value (i.e., the immediate value itself or the $W$-bit string currently stored in the register). At times we also need to consider unsigned and signed integers represented by a $W$-bit string. With this in mind, we denote by $[ri]_u$ the unsigned integer encoded by the contents of $ri$ (i.e., $\sum_{k=0}^{W-1} a_i 2^i$ if $ri$ stores the $W$-bit string $a_{W-1} \cdots a_0$) and by $[ri]_s$ the signed integer encoded by the contents of $ri$ (i.e., using two’s complement, $-a_{W-1} 2^{W-1} + \sum_{i=0}^{W-2} a_i 2^i$ if $ri$ stores the $W$-bit string $a_{W-1} \cdots a_0$). The notations $[rj]_u$, $[rj]_s$ and $[A]_u$, $[A]_s$ are similarly defined. When these notations are used, arithmetic is performed over the integers. We also need notation for values addressing aligned words in memory (which is always addressed in terms of bytes): we thus denote by $[ri]_w$ the unsigned integer, with value in the set $\{0, \ldots, 2^W - 1\}$, obtained by rounding $[ri]_u$ down to a multiple of $W/8$ (equivalently, the integer whose binary representation is $[ri]$ with the log$_2 W - 3$ least-significant bits set to 0). Finally, we use MSB and LSB to respectively denote the most-significant (left-most) and least-significant (right-most) bit of a binary string.
<table>
<thead>
<tr>
<th>instruction mnemonic</th>
<th>operands</th>
<th>effects</th>
<th>flag</th>
<th>notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>and</td>
<td>ri rj A</td>
<td>compute bitwise AND of ([rj]) and ([A]) and store result in (ri)</td>
<td>result is (0^W)</td>
<td></td>
</tr>
<tr>
<td>or</td>
<td>ri rj A</td>
<td>compute bitwise OR of ([rj]) and ([A]) and store result in (ri)</td>
<td>result is (0^W)</td>
<td></td>
</tr>
<tr>
<td>xor</td>
<td>ri rj A</td>
<td>compute bitwise XOR of ([rj]) and ([A]) and store result in (ri)</td>
<td>result is (0^W)</td>
<td></td>
</tr>
<tr>
<td>not</td>
<td>ri A</td>
<td>compute bitwise NOT of ([A]) and store result in (ri)</td>
<td>result is (0^W)</td>
<td></td>
</tr>
<tr>
<td>add</td>
<td>ri rj A</td>
<td>compute ([rj]_u + [A]_u) and store result in (ri)</td>
<td>overflow</td>
<td></td>
</tr>
<tr>
<td>sub</td>
<td>ri rj A</td>
<td>compute ([rj]_u - [A]_u) and store result in (ri)</td>
<td>borrow</td>
<td></td>
</tr>
<tr>
<td>mul</td>
<td>ri rj A</td>
<td>compute ([rj]_u \times [A]_u) and store least significant bits of result in (ri)</td>
<td>overflow</td>
<td></td>
</tr>
<tr>
<td>umulh</td>
<td>ri rj A</td>
<td>compute ([rj]_u \times [A]_u) and store most significant bits of result in (ri)</td>
<td>overflow</td>
<td></td>
</tr>
<tr>
<td>smulh</td>
<td>ri rj A</td>
<td>compute ([rj]_s \times [A]_u) and store most significant bits of result in (ri)</td>
<td>over/underflow</td>
<td></td>
</tr>
<tr>
<td>udiv</td>
<td>ri rj A</td>
<td>compute quotient of ([rj]_u/[A]_u) and store result in (ri)</td>
<td>([A]_u = 0)</td>
<td></td>
</tr>
<tr>
<td>umod</td>
<td>ri rj A</td>
<td>compute remainder of ([rj]_u/[A]_u) and store result in (ri)</td>
<td>([A]_u = 0)</td>
<td></td>
</tr>
<tr>
<td>shl</td>
<td>ri rj A</td>
<td>shift ([rj]) by ([A]_u) bits to the left and store result in (ri)</td>
<td>MSB of ([rj])</td>
<td></td>
</tr>
<tr>
<td>shr</td>
<td>ri rj A</td>
<td>shift ([rj]) by ([A]_u) bits to the right and store result in (ri)</td>
<td>LSB of ([rj])</td>
<td></td>
</tr>
<tr>
<td>cmpe</td>
<td>ri A</td>
<td>none (&quot;compare equal&quot;)</td>
<td>([ri]\ = [A])</td>
<td></td>
</tr>
<tr>
<td>cmpa</td>
<td>ri A</td>
<td>none (&quot;compare above&quot;, unsigned)</td>
<td>([ri]_u &gt; [A]_u)</td>
<td></td>
</tr>
<tr>
<td>cmpae</td>
<td>ri A</td>
<td>none (&quot;compare above or equal&quot;, unsigned)</td>
<td>([ri]_u \geq [A]_u)</td>
<td></td>
</tr>
<tr>
<td>cmpg</td>
<td>ri A</td>
<td>none (&quot;compare greater&quot;, signed)</td>
<td>([ri]_s &gt; [A]_s)</td>
<td></td>
</tr>
<tr>
<td>cmpge</td>
<td>ri A</td>
<td>none (&quot;compare greater or equal&quot;, signed)</td>
<td>([ri]_s \geq [A]_s)</td>
<td></td>
</tr>
<tr>
<td>mov</td>
<td>ri A</td>
<td>store ([A]) in (ri)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cmov</td>
<td>ri A</td>
<td>if flag = 1, store ([A]) in (ri)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>jmp</td>
<td>A</td>
<td>set pc to ([A])</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cjmp</td>
<td>A</td>
<td>if flag = 1, set pc to ([A]) (else increment pc as usual)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cnjmp</td>
<td>A</td>
<td>if flag = 0, set pc to ([A]) (else increment pc as usual)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>store.b</td>
<td>A ri A</td>
<td>store the least-significant byte of ([ri]) at the ([A]_u)-th byte in memory</td>
<td></td>
<td></td>
</tr>
<tr>
<td>load.b</td>
<td>A ri A</td>
<td>store into (ri) (with zero-padding in front) the ([A]_u)-th byte in memory</td>
<td></td>
<td></td>
</tr>
<tr>
<td>store.w</td>
<td>A ri A</td>
<td>store ([ri]) at the word in memory that is aligned to the ([A]_w)-th byte</td>
<td></td>
<td></td>
</tr>
<tr>
<td>load.w</td>
<td>A ri A</td>
<td>store into (ri) the word in memory that is aligned to the ([A]_w)-th byte</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| read                 | ri A     | if the \([A]_u\)-th tape has remaining words then consume the next word, store it in \(ri\), and set flag = 0; otherwise store \(0^W\) in \(ri\) and set flag = 1 | \(\downarrow\) | (1)\end{array}

| answer               | A        | stall or halt (and the return value is \([A]_u\)) | |       |

(1) All but the first two tapes are empty: if \([A]_u \not\in \{0, 1\}\) then store \(0^W\) in \(ri\) and set flag = 1.

(2) \textbf{answer} causes a stall (i.e., not increment pc) or a halt (i.e., the computation stops); the choice between the two is undefined.

Table 1: Summary of the TinyRAM instruction set. Where “flag” is specified, \textbf{flag} is set to 1 if the predicate holds and to 0 otherwise. Below, we describe each instruction in more detail.
Bit operations. These are standard bit operations on registers.

and: The instruction and ri rj A stores in ri the bitwise AND of [rj] and [A].
Moreover, flag is set to 1 if the result is 0\(^W\) and to 0 otherwise.

or: The instruction or ri rj A stores in ri the bitwise OR of [rj] and [A].
Moreover, flag is set to 1 if the result is 0\(^W\) and to 0 otherwise.

xor: The instruction xor ri rj A stores in ri the bitwise XOR of [rj] and [A].
Moreover, flag is set to 1 if the result is 0\(^W\) and to 0 otherwise.

not: The instruction not ri A stores in ri the bitwise NOT of [A].
Moreover, flag is set to 1 if the result is 0\(^W\) and to 0 otherwise.

Integer operations. These are various unsigned and signed integer operations. In each case, the
condition flag is set to 1 if an arithmetic overflow or an error (such as divide by zero) occurs, and
is set to 0 otherwise. (Below, we shall specify, for each operation, the predicate that sets the flag.)

In the sequel, \( U_W \) is the set of integers \( \{0, \ldots , 2^W - 1\} \); these are the \( 2^W \) integers that can be
encoded by \( W \)-bit strings. Similarly, \( S_W \) is the set of integers \( \{-2^{W-1}, \ldots , 0, 1, \ldots , 2^W - 1\} \);
these are the \( 2^W \) integers that can be encoded, via two’s complement, by \( W \)-bit strings.

add: The instruction add ri rj A stores in ri the \( W \)-bit string \( a_{W-1} \cdots a_0 \) obtained as follows:
\( a_{W-1} \cdots a_0 \) are the \( W \) least significant bits of \( G = [rj]_u + [A]_u \).
Moreover, flag is set to \( G_W \), where \( G_W \) is the MSB of \( G \).

sub: The instruction sub ri rj A stores in ri the \( W \)-bit string \( a_{W-1} \cdots a_0 \) obtained as follows:
\( a_{W-1} \cdots a_0 \) are the \( W \) least significant bits of \( G = [rj]_u + 2^W - [A]_u \).
Moreover, flag is set to \( 1 - G_W \), where \( G_W \) is the MSB of \( G \).

mull: The instruction mull ri rj A stores in ri the \( W \)-bit string \( a_{W-1} \cdots a_0 \) obtained as follows:
\( a_{W-1} \cdots a_0 \) are the \( W \) least significant bits of \( [rj]_u \times [A]_u \).
Moreover, flag is set to 1 if \( [rj]_u \times [A]_u \notin U_W \) and to 0 otherwise.\(^7\)

umull: The instruction umull ri rj A stores in ri the \( W \)-bit string \( a_{W-1} \cdots a_0 \) obtained as follows:
\( a_{W-1} \cdots a_0 \) are the \( W \) most significant bits of \( [rj]_u \times [A]_u \).
Moreover, flag is set to 1 if \( [rj]_u \times [A]_u \notin U_W \) and to 0 otherwise.

smull: The instruction smull ri rj A stores in ri the \( W \)-bit string \( a_{W-1} \cdots a_0 \) obtained as follows:
\( a_{W-1} \) is the sign of \( [rj]_s \times [A]_s \) and \( a_{W-2} \cdots a_0 \) are the \( W - 1 \) most significant bits of the
absolute value of \( [rj]_s \times [A]_s \).
Moreover, flag is set to 1 if \( [rj]_s \times [A]_s \notin S_W \) and to 0 otherwise.

udiv: The instruction udiv ri rj A stores in ri the \( W \)-bit string \( a_{W-1} \cdots a_0 \) obtained as follows.
If \( [A]_u = 0 \), then \( a_{W-1} \cdots a_0 = 0^W \).
If \( [A]_u \neq 0 \), then \( a_{W-1} \cdots a_0 \) is the binary encoding of \( Q \) where \( Q \) is the unique integer such that
\( [rj]_u = [A]_u \times Q + R \) for some integer \( R \in \{0, \ldots , [A]_u - 1\} \).
Moreover, flag is set to 1 if and only if \( [A]_u = 0 \).

\(^7\)An equivalent definition of the mull instruction is the following: “The instruction mull ri rj A stores in ri the
\( W \)-bit string \( a_{W-1} \cdots a_0 \) obtained as follows: \( a_{W-1} \) is the sign of \( [rj]_s \times [A]_s \) and \( a_{W-2} \cdots a_0 \) are the \( W - 1 \) least
significant bits of the absolute value of \( [rj]_s \times [A]_s \). Moreover, flag is set to 1 if \( [rj]_u \times [A]_u \notin U_W \) and to 0 otherwise.”
umod: The instruction `umod ri rj A` stores in `ri` the `W`-bit string `a_{W-1} \cdots a_0` obtained as follows.
If `[A]_u = 0`, then `a_{W-1} \cdots a_0 = 0^W`.
If `[A]_u \neq 0`, then `a_{W-1} \cdots a_0` is the binary encoding of `R` where `R` is the unique integer in `{0, \ldots, [A]_u - 1}` such that `[rj]_u = [A]_u \times Q + R` for some integer `Q`.
Moreover, `flag` is set to 1 if and only if `[A]_u = 0`.

**Shift operations.** These are left and right (logical) shift operations.

shl: The instruction `shl ri rj A` stores in `ri` the `W`-bit string obtained by shifting `[rj]` by `[A]_u` bits to the left. The vacant positions (obtained after the shift) are filled with 0's.
Moreover, `flag` is set to the most significant bit of `[rj]`.

shr: The instruction `shr ri rj A` stores in `ri` the `W`-bit string obtained by shifting `[rj]` by `[A]_u` bits to the right. The vacant positions (obtained after the shift) are filled with 0's.
Moreover, `flag` is set to the least significant bit of `[rj]`.

**Compare operations.** These are various compare operations. Each of these instructions do not modify any registers; instead, the result of the comparison is stored in the condition flag.

cmpe: The instruction `cmpe ri A` sets `flag` to 1 if `[ri] = [A]` and to 0 otherwise.

cmpa: The instruction `cmpa ri A` sets `flag` to 1 if `[ri]_u > [A]_u` and to 0 otherwise.

cmpae: The instruction `cmpae ri A` sets `flag` to 1 if `[ri]_u \geq [A]_u` and to 0 otherwise.

cmpg: The instruction `cmpg ri A` sets `flag` to 1 if `[ri]_s > [A]_s` and to 0 otherwise.

cmpge: The instruction `cmpge ri A` sets `flag` to 1 if `[ri]_s \geq [A]_s` and to 0 otherwise.

**Move operations.** These are standard move and conditional move operations.

mov: The instruction `mov ri A` stores `[A]` in `ri`.

cmov: The instruction `cmov ri A` stores `[A]` in `ri` if `flag` = 1. (If `flag` = 0, `ri` is not changed.)

**Jump operations.** These are standard jump and conditional jump operations. Each of these instructions do not modify any registers or the condition flag, but only modify the program counter.

jmp: The instruction `jmp A` stores `[A]` in `pc`.

cjmp: The instruction `cjmp A` stores `[A]` in `pc` if `flag` = 1. (If `flag` = 0, `pc` is incremented as usual.)

cnjmp: The instruction `cnjmp A` stores `[A]` in `pc` if `flag` = 0. (If `flag` = 1, `pc` is incremented as usual.)

**Memory operations.** These are simple load and store operations where the address in memory is determined either by an immediate value or the contents of a register. These are the *only* addressing modes in TinyRAM. (In particular, the common “base+offset” addressing mode is not supported.)

store.b: The instruction `store.b A ri` stores the least-significant byte of `[ri]` at the `[A]_u`-th byte in memory.
**load.b**: The instruction `load.b ri A` stores into `ri` (with zero-padding in front) the `[A]_u`-th byte in memory.

**store.w**: The instruction `store.w A ri` stores `[ri]` at the word in memory that is aligned to the `[A]_w`-th byte.

**load.w**: The instruction `load.w ri A` stores into `ri` the word in memory that is aligned to the `[A]_w`-th byte.

**Input operation.** This is the instruction to access contents to one of the two input tapes; the 0-th tape is used for the primary input and the 1-th tape is used for an auxiliary input.

**read**: The instruction `read ri A` stores in `ri` the next `W`-bit word on the `[A]_u`-th tape, if any. More precisely, if the `[A]_u`-th tape has remaining words then consume the next word, store it in `ri`, and set `flag = 0`; otherwise (if there are no remaining input words on the `[A]_u`-th tape) store `0^W` in `ri` and set `flag = 1`

Because TinyRAM only has two input tapes, all but the first two tapes are assumed to be empty. Specifically, if `[A]_u` is not 0 or 1, then we store `0^W` in `ri` and set `flag = 1`.

**Answer operation.** This instruction signifies that the program has finished the computation and thus no additional operations are allowed.

**answer**: The instruction `answer A` causes the machine to stall (i.e., not increment `pc`) or halt (i.e., the computation stops) with return value `[A]_u`. The choice between stall or halt is undefined. A return value of 0 is used to indicate that the program accepted (see Section 3).
5 Assembly Language

A TinyRAM program $P$ is written in the TinyRAM assembly language, which we now describe. (The syntax is inspired by the Intel x86 syntax.)

A TinyRAM program $P$ is a text file consisting of a sequence of lines (separated by CR, LF or CR/LF). The text file is structured as follows. If a program is for hvTinyRAM, the first line contains the string

```
``

if instead the program is for vnTinyRAM, the first line contains the string

```
```

Above, $W$ is the word size in decimal representation and $K$ is the number of registers in decimal representation. Each subsequent line contains the following, in sequence:

1. Optional whitespace.

2. An optional label followed by “;”. This defines the label as referring to the first instruction following it (if any).
   A label must match the regular expression “[0-9a-zA-Z_]+”. In particular, a label must start with an underscore (to distinguish the label from an immediate value and registers).

3. An optional instruction, consisting of an instruction mnemonic, followed by its operands (if any).
   The instruction mnemonic is separated from the first operand by whitespace; and subsequent operands are separated by a comma (“,”) surrounded by optional whitespaces. Registers are specified as “r$\langle n \rangle” followed by the register number in decimal, e.g., “r0”, “r12”. An immediate operand may be written as an integer in decimal representation, or as a label; an integer $a$ (which may be negative) represents the $W$-bit word $x$ such that $[x]_u \equiv a \mod 2^W$.

4. Optional whitespace.

5. An optional comment starting with a semicolon (“;”) and lasting until the end of the line.

   Every instruction has an implicit number. In hvTinyRAM, instructions are numbered sequentially starting with 0 (ignoring non-instruction lines), and there can be at most $2^W$ instructions. In vnTinyRAM, instructions are numbered sequentially, starting with 0, in steps of $W/4$ (so to represent properly aligned-addresses).

   A label may be defined at most once. Labels given as operands must be defined, and are resolved to the number of the instruction following the label definition.
6 Preamble

In the context of succinctly verifying nondeterministic computations \[ \text{[BCGT13, BCG+13]}, \] we require TinyRAM programs to start with a specific preamble given below. This is needed for technical reasons, to improve the efficiency of reducing accepting computations (see Section 3) to circuit satisfiability (and other related problems).

Definition 6.1. We say that $P$ is a proper TinyRAM$_{W,K}$ program if it starts with the instructions:

\begin{align*}
& I_0. \text{store.w} 0, r0 \\
& I_1. \text{mov} r0, 2^{W-1} \\
& I_2. \text{read} r1, 0 \\
& I_3. \text{cjmp} I_7 \\
& I_4. \text{add} r0, r0, \text{inc} \\
& I_5. \text{store.w} r0, r1 \\
& I_6. \text{jmp} I_2 \\
& I_7. \text{store.w} 2^{W-1}, r0
\end{align*}

where, above,

- $I_1 = 1 \cdot i$ and inc = 1 for hvTinyRAM, and
- $I_1 = 2W/8 \cdot i$ and inc = $W/8$ for vnTinyRAM.

In other words, we only consider TinyRAM programs working as follows. First, the program stores $0^W$ in address $0^W$, and after that the program reads all of the primary input into memory (reading one word at a time, each time storing the word into the next available address starting from address $2^{W-1} + \text{inc}$, and finally storing in address $2^{W-1}$ the address of where the last input word was stored). Afterwards, since an $n$-word input is stored in addresses $2^{W-1} + \text{inc}, \ldots, 2^{W-1} + n \cdot \text{inc}$, when the program wants to access a word of the primary input, it can do so by reading the suitable address in memory. (The program can learn the length of the input because address $2^{W-1}$ contains the value $2^{W-1} + n \cdot \text{inc}$.)\(^8\)

Remark 6.2. In order to work correctly, a proper program should only be given inputs that are at most $2^{W-1}$ words in the case of hvTinyRAM and $2^{W+2}/W$ words in the case of vnTinyRAM. Furthermore, in the case of vnTinyRAM, one should only consider programs that are at most $2^{W+1}/W$ instructions, or else some instructions stored in the “lower half of memory” are overwritten by the preamble.

---

\(^8\)Let us explain the code in Definition 6.1 in somewhat more detail. First of all, Instruction 0 is only a technicality, and the “interesting” part of the code is Instructions 1 through 7, which are the instructions responsible for reading the primary input. Register $r0$ stores a pointer to the last available address, while register $r1$ holds the current word read from the primary input tape (i.e., tape 0). Instruction 2 reads the next primary input word from the tape; if there is one, then it is stored in register $r1$ and the condition flag $\text{flag}$ is not set; otherwise $\text{flag}$ is set. Instruction 3 checks if $\text{flag}$ is set. If $\text{flag}$ is not set, the program proceeds to increase the counter $r0$ and then store in memory the new word from the input; then the program jumps back to Instruction 2 in order to try to read a new word from tape 0. Otherwise, if $\text{flag}$ is set, the program jumps to Instruction 7 in order to store in address $2^{W-1}$ the current value of $r0$, which holds address $2^{W-1} + n \cdot \text{inc}$ (where $n$ is the number of words in the primary input) which is the address at which the last word was stored.

\(^9\)A program may, later, reuse these memory addresses. However, the primary input tape is fully consumed and cannot be read again.
7 Binary Encoding Of Instructions

An instruction is specified via an opcode and up to three operands. (See Section 4.) We now describe the binary encoding of an instruction. The binary encoding assumes that $6 + 2 \cdot \lceil \log_2 K \rceil \leq W$; this is the case for natural choices of $K$ and $W$. (E.g., $K, W = 16$ or $K, W = 32$ both work.)

An instruction is encoded via the following six binary fields.

- **Field #1.** This field stores the instruction’s opcode, which consists of $5 = \lceil \log_2 29 \rceil$ bits. (See Table 2 for the opcodes.)

- **Field #2.** This field is a bit that is 0 if $A$ is a register name and 1 if $A$ is an immediate value.

- **Field #3.** This field stores a register name operand, which consists of $\lceil \log_2 K \rceil$ bits. It is all 0’s when not used. This is the name of the instruction’s destination register (i.e., the one to be modified) if any.

- **Field #4.** This field stores a register name operand, which consists of $\lceil \log_2 K \rceil$ bits. It is all 0’s when not used. This is the name of a register operand (if any) that will not be modified by the instruction.

- **Field #5.** This field consists of padding with any sequence of $W - 6 - 2|K|$ bits, so that the first five fields fit exactly in a string of $W$ bits.

- **Field #6.** This is either the name of another register (which is not modified by the instruction) or an immediate value, as determined by field #2. The length of this field is $W$ bits (which is the maximum between the length of a register name and of an immediate value).

Overall the instruction is thus encoded using $2W$ bits, by concatenating fields 1 through 6 (in this order) and taking the MSB-to-LSB representation of each field. For example, if we take $K, W = 16$, a valid encoding of the instruction `add r3 r7 1234` is the following $2W = 32$ bits:

```
00100 1 0011 0111 00 000010011010010
```

See Table 2 for details on opcodes and field assignments. Any sequence of $2W$ bits beginning with an opcode that does not appear in Table 2 is assumed to encode the instruction `answer 1`. 
<table>
<thead>
<tr>
<th>instruction mnemonic</th>
<th>operands</th>
<th>binary encoding (in six fields)</th>
</tr>
</thead>
<tbody>
<tr>
<td>and</td>
<td>ri rj A</td>
<td>00000 0/1 (i) 0/1 (j) *W−6−2</td>
</tr>
<tr>
<td>or</td>
<td>ri rj A</td>
<td>00001 0/1 (i) 0/1 (j) *W−6−2</td>
</tr>
<tr>
<td>xor</td>
<td>ri rj A</td>
<td>00101 0/1 (i) 0/1 (j) *W−6−2</td>
</tr>
<tr>
<td>not</td>
<td>ri A</td>
<td>00011 0/1 (i) *K *W−6−2</td>
</tr>
<tr>
<td>add</td>
<td>ri rj A</td>
<td>00100 0/1 (i) 0/1 (j) *W−6−2</td>
</tr>
<tr>
<td>sub</td>
<td>ri rj A</td>
<td>00101 0/1 (i) 0/1 (j) *W−6−2</td>
</tr>
<tr>
<td>mull</td>
<td>ri rj A</td>
<td>00110 0/1 (i) 0/1 (j) *W−6−2</td>
</tr>
<tr>
<td>umulh</td>
<td>ri rj A</td>
<td>00111 0/1 (i) 0/1 (j) *W−6−2</td>
</tr>
<tr>
<td>smulh</td>
<td>ri rj A</td>
<td>01000 0/1 (i) 0/1 (j) *W−6−2</td>
</tr>
<tr>
<td>udiv</td>
<td>ri rj A</td>
<td>01001 0/1 (i) 0/1 (j) *W−6−2</td>
</tr>
<tr>
<td>umod</td>
<td>ri rj A</td>
<td>01011 0/1 (i) 0/1 (j) *W−6−2</td>
</tr>
<tr>
<td>shl</td>
<td>ri rj A</td>
<td>01100 0/1 (i) 0/1 (j) *W−6−2</td>
</tr>
<tr>
<td>shr</td>
<td>ri rj A</td>
<td>01111 0/1 (i) 0/1 (j) *W−6−2</td>
</tr>
<tr>
<td>cmpe</td>
<td>ri A</td>
<td>01101 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>cmpa</td>
<td>ri A</td>
<td>01110 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>cmpae</td>
<td>ri A</td>
<td>01111 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>cmpg</td>
<td>ri A</td>
<td>10000 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>cmpge</td>
<td>ri A</td>
<td>10011 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>mov</td>
<td>ri A</td>
<td>10010 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>cmov</td>
<td>ri A</td>
<td>10111 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>jmp</td>
<td>A</td>
<td>10100 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>cjmp</td>
<td>A</td>
<td>10101 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>cnjmp</td>
<td>A</td>
<td>10110 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>store.b</td>
<td>A ri</td>
<td>11010 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>load.b</td>
<td>A ri</td>
<td>11011 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>store.w</td>
<td>A ri</td>
<td>11100 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>load.w</td>
<td>A ri</td>
<td>11101 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>read</td>
<td>A ri</td>
<td>11110 0/1 *K *W−6−2</td>
</tr>
<tr>
<td>answer</td>
<td>A</td>
<td>11111 0/1 *K *W−6−2</td>
</tr>
</tbody>
</table>

Table 2: Binary encoding of the TinyRAM instructions. The opcode in field #1 is written MSB-first. Field #2 is 0 if A is a register name, and 1 if A is an immediate value. Also, \(|K|\) denotes \(|\log_2 K|\); \(<\cdot>\) denotes the binary representation of the argument (which is \(|K|\) bits long for fields #3 and #4, and \(W\) bits long for field #6); and \(*^m\) denotes any binary string of \(m\) bits.
References


